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ABSTRACT 
SERDES CIRCUIT DESIGN 
High speed 3D serial vertical link: 𝑁 slow speed channels at a frequency 𝑓𝑝𝑝𝑝 are serialized into a high speed data stream at  𝑓𝑠𝑠𝑝 = 𝑁 × 𝑓𝑝𝑝𝑝 , where 𝑁 = 𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠 𝑠𝑠𝑙𝑠𝑠. 
3D-ICs based on TSV technology provide high bandwidth inter-chip connections. The drawback is that most of the existing TSVs consume a large amount of 
silicon real estate. We present circuit-level design and analysis of area efficient, low power, high-data-rate 3D serial TSV links. A design space exploration is 
performed and trade-offs in terms of area, power and performance are presented. Circuit simulations of RC-extracted layouts in 40nm CMOS-technology 
reveals that 8:1 serialization efficiently balances area consumption and energy efficiency. Using 10µm-diameter TSV technology, an 8Gb/s serial link 
consumes only 84fJ/bit with 10X area reduction over 8b parallel bus. 
EXPERIMENTAL RESULTS 
TSV TECHNOLOGY 
Diameter [µm] Height [µm] Resistance [mΩ] Capacitance [fF] Inductance [pH] 
5 50 147 18 46 
10 50 36 41 36 
40 50 7 174 20 
Serialization level 4 8 16 32 
Area Serializer [µm2] 40.57 80.62 106.53 301.69 
Area Deserializer [µm2] 86.82 165.63 260.53 637.51 
The potential of 3D IC stacking has a limitation caused by the large area footprint of its vertical interconnects. In this paper we propose a 3D serial link that 
reduces the number of TSVs in a 3D IC maintaining the performance unvaried. A serialization scheme is proposed in order to exploit the TSVs’ high 
bandwidth. We show how the serialization level can affect both area and energy for different TSV technologies. For a mature TSV technology such as 40µm, 
15X area reduction can be achieved within a low power budget for 16-bits serialization. Moreover, a serialization level of 8-bit guarantees a good balance 
between area consumption and energy efficiency across all the explored TSVs. 
CONCLUSIONS 
TSV diameter 5 µm 10 µm 40 µm 
Paralel link energy [fJ/bit] 14 19 38 
4-bit SERDES energy [fJ/bit] 58 63 93 
8-bit SERDES energy [fJ/bit] 78 84 100 
16-bit SERDES energy [fJ/bit] 133 131 190 
32-bit SERDES energy [fJ/bit] 200 208 350 
 TSV silicon-proven model [1][2]. 
 KOZ of 2.5µm around each TSV. 
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• Serial data rate of 8Gb/s. 
 
• Best Area-Energy trade-off: 8-bit serialization. 
• Area gain: 𝐴𝑔=
𝐴𝑝𝑝𝑝
𝐴𝑠𝑠𝑝
 
• Energy cost: 𝐸𝑐=
𝐸𝑠𝑠𝑝
𝐸𝑝𝑝𝑝
 
A PRBS input stream is sent at a serial data rate of 8Gb/s. The energy efficiency 
is extracted averaging the power consumption over 80,000 received bits. 
TSV characteristics: 
 Excellent high frequency properties. 
 Footprint is bigger compared to the BEOL vias. 
 
Minimize number of 
TSVs without sacrificing 
vertical data bandwidth. 
 
 Serializer architecture 
based on [3]. 
 
 Transmission Gate  
    Flip-Flop (TGFF). 
 
 Implemented in 40nm 
TSMC CMOS technology. 
 
